Synthesis platform enables IC design

author-image
CIOL Bureau
Updated On
New Update

BANGALORE: Magma Design Automation India, the Indian arm of Magma Design Automation Inc., a provider of chip design solutions, today announced the availability of its synthesis platform to India's growing local IC design market. The offering, which includes Blast Create and PALACE tools caters to the needs of India's burgeoning front-end design space encompassing FPGA and ASIC implementation.

Advertisment

"Blast Create" is an RTL to Placed Gates handoff flow that allows ASIC designs to be implemented seamlessly through the Blast Fusion flowR, or using any 3rd party physical implementation flows. With more than 15 tapeouts since its introduction recently, Blast Create has provided 10% die size reduction and 10x faster turn-around time compared to traditional synthesis tools, for multi-million gate high performance designs. PALACE is a fully automated Physical synthesis solution for FPGAs and CPLDs that includes architecture-specific mapping and placement aware-optimizations.




Nitin Deo, Magma's Vice-president of Product Marketing, said, " With the addition of "Blast Create" to the Magma arsenal, we have proven the power of integrated RTL-to-GDSII design methodology by enabling designers to maximize quality of results in the fastest way possible. Another perspective is cost of design, which includes the productivity of designers as well as cost of manufacturing. By offering the industry's best physical synthesis tool "PALACE" for FPGAs, Magma is in a unique position to offer lower cost alternatives to designers - without compromising either the quality of results or design cycle time."

Talking about the Indian market relevance of the recently introduced tools, Lung Chu, Corporate Vice-president of Asia Pacific Operations says, " Magma's advanced synthesis solution for ASIC's and FPGAs, as part of an integrated flow, has delivered benefits to many customers worldwide. It is a perfect match for the front-end design community in India to solve nanometer design challenges"




CIOL Bureau


tech-news