Advertisment

Synopsys intros DesignWare ARC processors

author-image
Sharath Kumar
New Update

USA: Synopsys Inc. announced the availability of the DesignWare ARC EM DSP family of processors, which includes the ARC EM5D and EM7D processors designed for low-power embedded digital signal processing applications.

Advertisment

The processors are implementations of the new ARCv2DSP instruction set architecture (ISA), an enhancement to the efficiency-optimized ARCv2 ISA with over 100 new DSP instructions for accelerating signal processing algorithms, including vector and complex MUL/MAC operations.

The ARC MetaWare Development toolkit supports C-language DSP programming with fixed-point data types and operator overloading. ARC EM DSP processors are based on the RISC architecture of the EM processor family, providing the combination of efficient real-time control and DSP performance required for ultra low-power, always-on devices that process audio, voice and sensor data.

"Consumers increasingly expect fully integrated, high-quality speech and audio technologies in their mobile devices, driving the need for hardware and software solutions that can deliver efficient RISC and DSP performance at ever-lower power consumption levels," said Bernard Brafman, VP of business development at Sensory Inc.

Advertisment

"The combination of Sensory's leading TrulyHandsfreetechnology and ARC EM DSP processors will enable our mutual customers to implement state-of-the-art voice activation capabilities in their products without compromising performance or battery life."

The ARC EM DSP processors implement a processing pipeline that offers an optimal balance of performance, power consumption and size for a wide range of control and DSP applications. The processor cores include a unified, single-cycle 32 x 32 MUL/MAC unit with 40-bit/72-bit accumulators.

To deliver enhanced performance for filtering, fast Fourier transform(FFT) and other signal processing algorithms, the EM5D and EM7D feature fractional support (e.g., Q31 and Q15 data types) with thesaturating arithmetic, rounding and non-rounding instructions, as well as divide and square root. Vector support provides greater processor efficiency by enabling multiple data values to be processed in a single operation.

Advertisment

The ARC EM5D and EM7D processors deliver excellent performance efficiency, consuming as little as seven microwatts/MHz in a typical 40-nm LP process technology. This high degree of performance efficiency makes the new cores ideally suited for 'always-on' voice activation in Internet-of-Things (IoT) applications. For example, Sensory Inc.'s TrulyHandsfree Voice Control software consumes less than four microwatts when executing Sensory's Low Power Sound Detection technology on an ARC EM5D processor implemented in a 28-nm HPM process (logic and memory dynamic power).

This enables an integrated hardware-software solution for voice activation and control with ultra-low energy consumption. Like all ARC processors, EM DSP processors are highly configurable so that each instance can be tailored to achieve the optimum balance of DSP and RISC performance as well as power and area efficiency.

The ARC Processor EXtensions (APEX) technology also allows designers to create user-defined instructions, enabling the integration of custom hardware accelerators that improve application-specific performance while reducing power consumption and the amount of memory required.

The ARC processors' extensible architecture also helps minimize system-level latencies and silicon area by enabling memory and system-on-a-chip (SoC) peripherals to be directly connected to the processor for single-cycle access. Native ARM AMBA AHB and AHB-Lite as well as BVCI interfaces deliver efficient system throughput. An optional IEEE-754 compliant FPU supporting single- and double-precision operations is also available.

The DesignWare ARC MetaWare Development Toolkit is a complete solution for developing, debugging and optimizing embedded software targeted for ARC processors, including the new EM DSP processors. It includes an enhanced C/C++ compiler supporting the new DSP instructions for efficient algorithm development. The toolkit also includes a DSP software library of fixed-point math functions and an instruction-accurate simulator that includes accurate modeling of the new DSP operations.

semicon