New analog mixed-signal standard

Most Commented

Unified Communication for your Biz

Improve your contact center performance. See how you can make a difference.

Watch Now

Reach the ICT Community

Engage and build your ICT audience with CIOL online advertising.

Know more

New analog, mixed-signal standard

Standard unifies Verilog HDL standard IEEE Std. 1364 with Accellera’s AMS standard

Monday, September 01, 2008

Email This

Print This

Comments

RSS

NAPA, USA: Accellera, the electronics industry organization focused on Electronic Design Automation (EDA) standards, recently announced that its Board of Directors and Technical Committee members, systems, semiconductor and design tool companies, approved a new version of its Verilog-Analog Mixed-Signal (AMS) standard, Verilog-AMS 2.3, as an Accellera standard for analog and mixed-signal design and simulation.

The new Verilog-AMS standard unifies the Verilog-AMS 2.2 specification with the IEEE Std. 1364-2005 or Verilog hardware description language (HDL) standard.

Verilog-AMS 2.3 enables users to develop standard and tightly integrated Verilog-AMS modules and allows EDA software tool developers to implement EDA tools without ambiguities in the language interpretation.

Verilog-AMS 2.3 encompasses analog and mixed-signal extensions to IEEE Std. 1364, which is widely used today for digital circuit design and verification. The previous Accellera Verilog-AMS standard, Verilog-AMS 2.2, was approved in 2005.

"The Verilog-AMS 2.3 language release is an important milestone for our Technical Committee and the industry at large," said Shrenik Mehta, Accellera chairman. "A unified Verilog-AMS language integrated with the IEEE Verilog standard improves AMS design and will result in an increased acceptance of the standard."

"Accellera's AMS standard is a reality due to the enormous efforts of our Subcommittee members, who are driven by the goal to improve the productivity of AMS designers and the quality of mixed-signal designs," added Sri Chandrasekaran, Accellera's Verilog-AMS Technical Subcommittee chairman.

Accellera AMS standard
Apart from IEEE-1364 integration, Verilog-AMS 2.3 introduces new analog and mixed-signal features to support and enable improved top-down AMS design and verification methodologies. These include enhancements to table_model, support for multiple analog blocks, and resolution of language conflicts with the SystemVerilog IEEE Std. P1800, such as, changing the digital domain name to 'ddiscrete' from 'logic' as logic is a keyword in SystemVerilog, and making the usage of array literals consistent.

The next phase of Accellera's AMS technical activities will include integration of the AMS standard with the SystemVerilog language, IEEE Std. P1800, and extensions to the AMS language for mixed-signal assertions and behavioral modeling support.

©CIOL Bureau

Would you like to on this article?

Be first to comment on this article

Name
Email
Your reply

China wooing Indian IT companies

Obama visit arouses mistrust among China netizens

I have never used Twitter: Obama

Intuit Money Manager set to make India debut

Is China speaking English to beat Indian IT?

TSMC dismisses reports on SMIC intervention

Bright days for high-end microprocessor cards

Sand 9 goes strong with its MEMS

Tanner EDA ties up with TowerJazz

Sale of Altis likely soon

	Simplify Business Management. ERP solutions by IBM
	Carry your Dream, Convey your Value with ZTE
	A fault tolerant server to reduce your TCO

	A must attend event for IT Professionals
	How to make your enterprise productive
	Unified Communication can impact business. Know how

	Making Web3.0 a Reality!
	CIOL Enterprise Next :What's NEXT in IT? :
	Decrease Total System Costs With Cyclone IV FPGAs

	Reach your desired Target Audience and realize high ROI
	Effective ways of Customer Acquisition through Demand Generation
	Reach 2,500 potential Enterprise Customers!