DFM is where all the value is: Mentor

Design for Manufacturing (DFM)

Most Commented

Environment Day Spl: How green is our 'gadget' life?

Enterprise Optimization Series

Bringing together the CIOs and Solution providers to explore new & unique ways of "Aligning IT investments with Business Benefits"

Know More..

SMB Central for SMBs

Communications, Networking Guide and resources on Telepresence and Video Conferencing and much more for SMBs of India.

Know More..

DFM is where all the value is: Mentor

It takes a broad-based, well-integrated approach to have a significant and consistent impact on manufacturability

Pradeep Chakraborty

Monday, September 29, 2008

Email This

Print This

Comments

RSS

BANGALORE, INDIA: This is the concluding part of my discussion with Joseph Sawicki, vice president & GM, Design to Silicon Division, Mentor Graphics. Here, we have looked at the design for manufacturing (DFM) challenges and how yield can be improved.

We do speak a lot about DFM. What steps are being taken to improve the yield? According to Sawicki, in the VLSI microchip era, yields started at 60-70 percent, and so DFM wasn't required. However, in the nanochip era, DFM is where all the value is. [VLSI Research.]

Joseph Sawicki, vice president & GM, Design to Silicon Division, Mentor Graphics

He added that at smaller geometries, manufacturing variability has a much greater impact on timing, power dissipation, and signal integrity. Traditional guardbanding is no longer sufficient to guarantee competitive performance at acceptable yields, and excessive design margins erase the advantages sought by going to the next node in the first place. Moving to advanced technologies without dealing effectively with manufacturing variability can actually put a design at a competitive disadvantage due to low parametric yield.

"Successful IC implementation requires a detailed understanding of how variability affects both functional and parametric yield. Customers need a manufacturing-aware engineering approach that extends across the entire physical implementation life cycle, starting with cell library development and extending through place and route, physical verification, layout optimization, mask preparation, testing, and failure analysis. They need a design flow that helps them "co-optimize" for both performance and yield simultaneously, based on accurate models of manufacturing process variability. The ability to do this quickly and effectively can give IC designers a powerful competitive advantage," Sawicki said.

There is no silver bullet! It takes a broad-based, well-integrated approach to have a significant and consistent impact on manufacturability.

According to him, Mentor Graphics provides a complete manufacturing-aware design-to-silicon solution addressing random particle effects, small-scale device and interconnect interactions, lithographic distortions and process window variations, and thickness variations resulting from chemical-mechanical polishing (CMP) and variable film deposition and etch rates.

"Our tools incorporate comprehensive, highly-accurate models that have been tuned and verified for specific manufacturing environments, and address every stage of the digital IC implementation life cycle," he added.

So, how is Mentor handling 45nm and 32nm design challenges?

Sawicki added: "Advanced process nodes present challenges at every stage of IC implementation, from place-and-route, through physical verification, layout enhancement, testing and yield analysis. Mentor has a complete design-to-silicon flow that addresses the critical challenges of IC implementation at every stage."

©CIOL Bureau

Would you like to on this article?

Be first to comment on this article

Name
Email
Your reply

Environment Day Spl: How green is our 'gadget' life?

USCD joins hands with Jazz

Taiwan expects uptrend in chip market

Slowdown-hit Canon cuts jobs

NEC sees orders rise on growing chip demand

Linde in sustainable chip making efforts

	Innovation, Winning the future with ZTE
	Better Project Management using System Engineering

	Single appliance for workload protection from Novell
	Barrier breaking technologies for your next level of business

	The Best opportunities coming up on CIOL
	Enterprise Optimization Series: Meet the Top CIOs
	Cut the Clutter with CIOL Custom Sites