Panasonic Renesas to develop SoCs at 32nm

SoCs

Panasonic, Renesas to develop SoCs at 32nm

Jointly developing transistor and LSI interconnect technology for realizing low power consumption and high-speed signal processing capabilities

Friday, October 10, 2008

Email This

Print This

Comments

RSS

TOKYO, JAPAN: Panasonic Corp. and Renesas Technology Corp. are collaborating on the development of elemental process technologies for systems-on-a-chip (SoCs) of the next-generation 32-nm node. The two companies are confident that their 32-nm node transistor technology and other advances can soon be applied to products in mass production.

It is anticipated that SoCs at the 32-nm node will deliver lower cost and improved performance enabled by miniaturization of their design rules, yet there are many technical issues that need to be solved. In particular, it is necessary to introduce new materials and develop new technologies to break through barriers to further integration, such as transistor gate leakage and inconsistent electrical characteristic problems, which are often found in existing technologies. Introducing new materials is technically difficult; however, the technology challenges in achieving acceptable transistor performance at the 32-nm node are more formidable than they were at previous-generation process nodes.

To meet these challenges, the new 32-nm SoC process employs a newly developed transistor technology with a metal/high-k gate stack structure and interconnect technology, using a new ultra-low-k material. To achieve a device using complementary metal-insulator semiconductor (CMIS) technology, a type of complementary Metal Oxide Semiconductor (CMOS), at a 32-nm node, an ultrathin film cap layer is applied at the atomic level to transistors with a metal/high-k gate stack structure under optimized conditions.

This enables development of a conventional transistor configuration, which allows the use of an oxidized silicon film as the gate insulation layer. The introduction of the cap layer has been shown to improve transistor reliability in practical use and suppress distribution of electrical characteristics between transistors, thereby enabling the operation of large-scale circuits.

The two partners have been working on the joint development of next-generation SoC technology, even before the establishment of Renesas. The joint development work has yielded impressive results until now. They developed a 130-nm DRAM composite process in 2001, a 90-nm SoC process in 2002, a 90-nm DRAM composite process in 2004, a 65-nm SoC process in 2005, and a 45-nm SoC process in 2007.

The latest development on the new 32-nm fabrication process will be applied to SoCs for advanced mobile and digital home appliance products.

Building on their accumulated technology expertise and resulted new advances, as well as their successful partnership of many years, Panasonic and Renesas Technology hope to continue efficiently developing the advanced process technology that can be quickly moved to mass production, respectively.
©CIOL Bureau

Email This

Print This

Comments

RSS

C-Change 2009

Meet the top Decision makers of Large enterprises from the 18th to 20th Feb '09

Explore the partnership options now

Stretch the dollar!

When budgets are slashed but the targets are not, you need greater ROI. Take a look at this special advertising offer from CIOL.

know more

	Make a life with software lifecycle
	Try Airtel Conferencing now!
	Strong Business needs Green Intelligence

	Motorola : Good Mobile Messaging
	Smart Enterprises = Smart CIOs
	"Start, Build & Advance your PM career"

	NSA: Network security & performance
	How to fix web application security and compliance issues

	Integrate your diversified system environment - Wipro
	HP Business Availability Center
	Transforming Business