Si2 LPC releases two low power documents

Low Power Design

Most Commented

Environment Day Spl: How green is our 'gadget' life?

Enterprise Optimization Series

Bringing together the CIOs and Solution providers to explore new & unique ways of "Aligning IT investments with Business Benefits"

Know More..

SMB Central for SMBs

Communications, Networking Guide and resources on Telepresence and Video Conferencing and much more for SMBs of India.

Know More..

Si2 LPC releases two low power documents

Documents on Power-Aware Design Flow and Power Reduction Techniques developed by its Low Power Coalition (LPC)

Friday, November 28, 2008

Email This

Print This

Comments

RSS

AUSTIN, USA: Silicon Integration Initiative (Si2) has released two documents on Power Aware Design Flows and Low Power Design Techniques developed by its Low Power Coalition (LPC). Both documents are available to the industry on the Si2 web site.

The first document, "Si2 Power Aware Design Flows," outlines a best practices approach adopted by much of the industry regarding Power Aware Design Flows and the points in the flow for power closure decisions. This information provides a description of the current state of the art in ESL algorithms and system models, RTL design and IP integration, as well as physical implementation and synthesis in regards to power-aware design flows.

The second document, "Si2 Power Reduction Stimulus and Low Power Design Techniques," identifies and lists all known low power techniques used in minimizing power consumption in silicon and systems. The document is intended to drive the flow and format requirements and reach convergence in the areas of Pre and Post Silicon Design.

All low power techniques are classified in five categories. Clock techniques are related to optimal usage of clocks. Activity control related techniques are different hooks to monitor and control activities. Voltage Techniques are related to control of operating voltage and power gating in the silicon and systems. Circuits and process are related to manufacturing processes and special circuit usage in silicon. Firmware techniques are related to software and hardware integrations in system design.

"These important documents highlight the valuable work the LPC is doing beyond the maintenance and expansion of the Common Power Format Si2 standard," said Steve Schulz, president and CEO, Si2. "The commitment and support of the LPC working groups in producing these documents gives evidence to the relevance of the LPC and its critical mission."

Following are links to each document:

Si2 Power Aware Design Flows: http://www.si2.org/?page=997

Si2 Power Reduction Stimulus and Low Power Design Techniques: http://www.si2.org/?page=996

©CIOL Bureau

Would you like to on this article?

Be first to comment on this article

Name
Email
Your reply

Environment Day Spl: How green is our 'gadget' life?

USCD joins hands with Jazz

Taiwan expects uptrend in chip market

Slowdown-hit Canon cuts jobs

NEC sees orders rise on growing chip demand

Linde in sustainable chip making efforts

	Innovation, Winning the future with ZTE
	Better Project Management using System Engineering

	Single appliance for workload protection from Novell
	Barrier breaking technologies for your next level of business

	The Best opportunities coming up on CIOL
	Enterprise Optimization Series: Meet the Top CIOs
	Cut the Clutter with CIOL Custom Sites