Janac had earlier established Silicon Navigator Incorporated and Chip Estimate Corporation with the declared intention of merging the semiconductor IP and EDA into a single set of tools.
In a statement, Parallel Engines Corporation said the company will offer tools with bundled models for a new class of engineering desktop applications.
The company explained that, at one level, it is focused on chip floor-planning, but most blocks in a system-chip would be sourced externally. Tools, according to Parallel Engines, must not only cope with physical IP integration but also should have the functional knowledge to deal with over 20 vendors who contribute to a single design.
The company said it plans to launch a series of websites in order to help designers access information on IP blocks. At the same time, its IP-Integration desktop will reach out and gather supply chain data.
The products of Parallel Engines Corporation include Chip Planner, a downloadable tool for IP-assembly and RTL-assembly, floor-planning and timing/power evaluation; and Chip Specification, the Web-enabled tool for the capture of Chip Specifications.
Get most out of your technology infrastructure investments with Dell
About CIOL | Media Kit | Site Map | Contact Us | Help | Write to us | Jobs@CyberMedia | Privacy Policy
Copyright © CyberMedia India Online Ltd. All rights reserved. Usage of content from web site is subject to Terms and Conditions.